



# SKYLAKE-S V:1.0

**ECS**  
**CONFIDENTIAL**

## HSIO Lane Assignments by SKU (Lanes 1-14)

1	2	3	4	5	6	7	8	9	10	11	12	13	14		
USB3 #1 (Dual-Mode)	USB3 #2	USB3 #3	USB3 #4	USB3 #5	USB3 #6	USB3 #7	USB3 #8	USB3 #9	USB3 #10	PCIe #5	PCIe #6	PCIe #7	PCIe #8		
	SSIC #1	SSIC #2				GdE	PCIe #4	GdE							
			X4						X2	X2	X2				
												X2	X2	X2	X2

sku	1	2	3	4	5	6	7	8	9	10	11	12	13	14
H110	USB3/OTG	USB3/SSIC	USB3/SSIC	USB3	N/A	N/A	N/A	N/A	N/A	LAN Only	PCIe/LAN	PCIe	PCIe	PCIe
B150	USB3/OTG	USB3/SSIC	USB3/SSIC	USB3	USB3	USB3	N/A	N/A	N/A	LAN Only	PCIe/LAN	PCIe	PCIe	PCIe
Q150	USB3/OTG	USB3/SSIC	USB3/SSIC	USB3	USB3	USB3	USB3	USB3	N/A	LAN Only	PCIe/LAN	PCIe	PCIe	PCIe
H170	USB3/OTG	USB3/SSIC	USB3/SSIC	USB3	USB3	USB3	USB3	USB3	PCIe	PCIe/LAN	PCIe/LAN	PCIe	PCIe	PCIe
Z170	USB3/OTG	USB3/SSIC	USB3/SSIC	USB3	USB3	USB3	USB3/PCIe	USB3/PCIe	USB3/PCIe	USB3/PCIe	PCIe/LAN	PCIe	PCIe	PCIe
Q170	USB3/OTG	USB3/SSIC	USB3/SSIC	USB3	USB3	USB3	USB3/PCIe	USB3/PCIe	USB3/PCIe	USB3/PCIe	PCIe/LAN	PCIe	PCIe	PCIe

## HSIO Lane Assignments by SKU (Lanes 15-26)


15	16	17	18	19	20	21	22	23	24	25	26
PCIe #9	PCIe #10	PCIe #11	PCIe #12	PCIe #13	PCIe #14	PCIe #15	PCIe #16	PCIe #17	PCIe #18	PCIe #19	PCIe #20
SATA #0	SATA #1			SATA #0**	SATA #1**	SATA #2	SATA #3	SATA #4	SATA #5		
GbE			GbE	GbE							
X4				X4				X4			
X2				X2				X2			
Intel® RST for PCIe Storage				Intel® RST for PCIe Storage				Intel® RST for PCIe Storage			

sku	15	16	17	18	19	20	21	22	23	24	25	26	RST for PCIe Ports
H110	PCIe/LAN	PCIe	N/A	LAN Only	SATA*/LAN	SATA*	SATA	SATA	N/A	N/A	N/A	N/A	0
B150	PCIe/LAN	PCIe*/SATA*	PCIe	PCIe/LAN	SATA*/LAN	SATA*	SATA	SATA	SATA	SATA	N/A	N/A	0
Q150	PCIe/LAN	PCIe*/SATA	PCIe	PCIe/LAN	PCIe*/SATA	PCIe*/SATA	SATA	SATA	SATA	SATA	N/A	N/A	0
H170	PCIe/LAN	PCIe*/SATA	PCIe	PCIe/LAN	PCIe*/SATA	PCIe*/SATA	SATA	SATA	SATA	SATA	PCIe	PCIe	2
Z170	PCIe/LAN	PCIe*/SATA	PCIe	PCIe/LAN	PCIe*/SATA	PCIe*/SATA	SATA	SATA	SATA	SATA	PCIe	PCIe	3
Q170	PCIe/LAN	PCIe*/SATA	PCIe	PCIe/LAN	PCIe*/SATA	PCIe*/SATA	SATA	SATA	SATA	SATA	PCIe	PCIe	3

## SCHEMATICS TABLE:

Page	Index	Page	Index
1	Cover Page	23	Reserved
2	Block Diagram	24	USB2.0 Connector/Header
3	GPIO Function/INT# Mapping	25	USB3.0 Connector/Slot
4	CPU-PEG/DMI/DDI/EDP	26	Audio ALC662-VD
5	CPU-DDR4	27	Audio Jack/Header
6	CPU-MISC	28	LAN RTL8111E-VC
7	CPU-PWR	29	Reserved
8	CPU-GND	30	ECIO(IT8733E-DX)
9	DDR4-CH.A	31	FAN/Buzzer/PS2/Front Panel
10	DDR4-CH.B	32	LPT/COM/TPM
11	DDR4-VREF	33	SPI ROM
12	HDMI/DVI	34	Strap Pin
13	VGA Bridge(RTD2168)	35	DDR4 Sequence
14	VGA	36	XDP
15	PCH-SPI/DMI/PCI-E/USB2.0	37	DC/DC VCC & VCC3
16	PCH-SATA3.0/HDA/SMB/MISC	38	DC/DC VCORE PWM IC
17	PCH-USB3.0/LPC	39	DC/DC VCORE DRIVER IC
18	PCH-CLK	40	DC/DC VCCGT&VSA
19	PCH-PWR	41	DC/DC VCCIO
20	PCH-GND	42	DC/DC VDIMM & DDRVTT
21	M.2 Slot	43	DC/DC 5VDUAL & SEQUENCE
22	PCI-E X16/X1 Slot	44	DC/DC V1P0A
		45	P45 Power Delivery
		46	Power Sequence MAP

# Skylake-S Desktop Platform



## PCB SIZE

200\*244\*1.6mm  
4 Layers

PCB STACK:  
L1:TOP  
L2:PW/R  
L3:GND  
L4:BOTTOM

PCH-GPIO function


Pin Name	Power Well	Usage	Default Status
GPP_F17	3VSB	LPC_PME_L	PME# GPI
GPD10	ATX_3VSB	GPD10 (GPD10_DIS_ME)	GPD10 OUTPUT Low/Normal, High/ME disable
GPP_B13	N/A	PCH_PLTRST_L	PLTRST#
GPP_G16	N/A	GPP_G16	GPO S0/S3/S4/S5:High
GPP_G15	VCC3	GPP_G15 (TMP Header Sel)	GPI
GPP_G13	VCC3	HDPANEL_DETECT	GPI
GPP_E7	VCC3	THERMAL_SD	GPI
GPP_B3	VCC3	BT_DIS_L_R	GPO S0/S3/S4/S5:High
GPP_H18	3VSB	GPP_H18	GPI
GPP_H17	3VSB	GPP_H17	GPI
GPP_H16	3VSB	GPP_H16	GPI
GPP_H15	3VSB	GPP_H15	For Acer Reserve
GPP_H14	3VSB	GPP_H14	For Acer Reserve
GPP_B14	+VCC3	PCH_SPKR	SPKR
GPP_A14	3VSB	LPCPD_L	SUS_STAT#
GPP_C6	3VSB	SML1_CLK	SML1CLK
GPP_C7	3VSB	SML1_DATA	SML1DATA
GPP_E8	VCC3	SATALED_L	SATALED#
GPP_E9	3VSB	GPP_E9 (BIOS WP )	GPI INPUT Low/Normal, High/BIOS WP
GPP_E10	3VSB	GPP_E10 (SW BIOS WP)	GPO OUTPUT Low/BIOS WP, High/Normal
GPP_E0	VCC3	GPP_E0 (OBR)	GPI
GPP_E4	VCC3	GPP_E4	GPO S0/S3/S4/S5:High
GPP_F22	VCC3	PCH_GPP_F22 (PCIEX16RST)	GPO S0:High S3/S4/S5:Low
GPP_F16	3VSB	GPP_F16 (USB_EN)	GPO S0/S3:High S4/S5:Low
GPP_F14	3VSB	H_SKTOCC_L	GPI
GPP_B17	VCC3	M.2_DIS_L_R	GPO S0/S3/S4/S5:High
GPP_B6	VCC3	CLK_REQ1_M.2_WLAN_L	GPO
GPP_B8	VCC3	GPP_B8	GPI
GPD0	DSW	RLAN_PWR_EN	GPO
GPP_D4	3VSB	SIO_GP16(PC_health)	GPI

SIO-GPIO function

Pin Name	Power Well	Usage	Default Status
GP37	+DIMM_5VDUAL	SIO_LED1	FAN_TAC3(DI)
GP36	3VSB	THERMAL_SD	FAN_CTL3(DOD8)
GP35	+DIMM_5VDUAL	SIO_LED0	FAN_TAC4(DI)
GP34	3VSB	SUSWARN_L	SUSWARN#(DOD8)
GP33	3VSB	SUSACK_L	SUSACK#(DOD8)
GP32	ATX3VSB	DPWROK	DPWROK(DOD8)
GP30	VCC	ATX_PWRGD	ATXPG(DI)
GP14	3VSB	SML1_CLK	VCORE_EN(DOD8)
N/A	3VSB	SML1_DATA	PCH_D1
GP13	VCC3	PCH_SYSPWROK	PWROK1(DOD8)
GP12	N/A	PCIRST1_L	PCIRST1#(DO8)
GP11	N/A	PCIRST2_L	PCIRST2#(DO8)
GP44	3VSB	SIO_PWRON_L	PWRON#(DOD8)
GP54	3VSB	LPC_PME_L	PME#(DOD8)
GP43	ATX5VSB	FP_PWRBTN_L	PANSWH#(DI)
GP42	ATX3VSB	ATX_PSON_L	PSON#(DOD8)
GP53	N/A	SLP_S4_L	SUSC#(DI)
GP40	3VSB	3VBSBW_L	3VBSBW#(DO8)
GP10	N/A	PCIRST3_L	PCIRST3#(DO8)
GP55	3VSB	RSMRST_L	RSMRST3#(DOD8)
GP16	3VSB	SIO_GP16(PC_health)	5VSB_CTRL3#(DOD8)

CPU-Strap

Pin Name	Usage	Default Status
CFG0	CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted	1 = (Default) Normal Operation
CFG1	CFG[1]: Reserved configuration lane	
CFG2:5:6	CFG[2]:1 = Normal operation CFG[6:5]:11 = 1 x16 PCI Express	PCIE16X
CFG3	CFG[3]: Reserved configuration lane.	
CFG4	CFG[4]: eDP enable:	1 = Disabled.
CFG7	CFG[7]: PEG Training:	1 = (default) PEG Train immediately following RESET# de assertion.
CFG19:8	CFG[19:8]:Reserved configuration lanes.	
SPKR/GPP_B14	Top Swap Override	0 =Disable "Top Swap" mode. (Default)
GSPI0_MOSI/GPP_B18	No Reboot	0 =Disable "No Reboot" mode
SMBALERT#/GPP_C2	TLS Confidentiality	1 =EnableIntel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS
GSPI1_MOSI/GPP_B22	Boot BIOS Strap Bit BBS	0=SPI
SML0ALERT#/GPP_C5	eSPI or LPC	0 =LPCIs selected for EC.
HDA_SDO	Flash Descriptor Security Override	This signal has a weak internal pull-down. 0 =Enable security measures defined in the Flash Descriptor. 1 =Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.
DDPB_CTRLDATA/GPP_I6	Display Port B Detected	1 = Port B is detected.
DDPC_CTRLDATA/GPP_I8	Display Port C Detected	1 = Port C is detected.
DDPB_CTRLDATA/GPP_I10	Display Port D Detected	1 = Port D is detected.





# DDR3L CH.A

9 M\_DATA\_A[0..63] << M\_DATA\_A[0..63]  
 9 M\_CLK\_A\_P[0..1] << M\_CLK\_A\_P[0..1]  
 9 M\_CLK\_A\_N[0..1] << M\_CLK\_A\_N[0..1]  
 9 M\_CKE\_A[0..1] << M\_CKE\_A[0..1]  
 9 M\_CS\_A\_L[0..1] << M\_CS\_A\_L[0..1]  
 9 M\_ODT\_A[0..1] << M\_ODT\_A[0..1]  
 9 M\_MA\_A[0..15] << M\_MA\_A[0..15]  
 9 M\_DQS\_A\_P[0..7] << M\_DQS\_A\_P[0..7]  
 9 M\_DQS\_A\_N[0..7] << M\_DQS\_A\_N[0..7]

# DDR3L CH.B

10 M\_DATA\_B[0..63] << M\_DATA\_B[0..63]  
 10 M\_CLK\_B\_P[0..1] << M\_CLK\_B\_P[0..1]  
 10 M\_CLK\_B\_N[0..1] << M\_CLK\_B\_N[0..1]  
 10 M\_CKE\_B[0..1] << M\_CKE\_B[0..1]  
 10 M\_CS\_B\_L[0..1] << M\_CS\_B\_L[0..1]  
 10 M\_ODT\_B[0..1] << M\_ODT\_B[0..1]  
 10 M\_MA\_B[0..15] << M\_MA\_B[0..15]  
 10 M\_DQS\_B\_P[0..7] << M\_DQS\_B\_P[0..7]  
 10 M\_DQS\_B\_N[0..7] << M\_DQS\_B\_N[0..7]

9 M\_DATA\_A\_CB5 << M\_DATA\_A\_CB5  
 9 M\_DATA\_A\_CB4 << M\_DATA\_A\_CB4  
 9 M\_DATA\_A\_CB3 << M\_DATA\_A\_CB3  
 9 M\_DATA\_A\_CB2 << M\_DATA\_A\_CB2  
 9 M\_DATA\_A\_CB1 << M\_DATA\_A\_CB1  
 9 M\_DATA\_A\_CB0 << M\_DATA\_A\_CB0

M\_DATA\_A5 AE38  
 M\_DATA\_A1 AE37  
 M\_DATA\_A3 AG38  
 M\_DATA\_A4 AE39  
 M\_DATA\_A0 AE40  
 M\_DATA\_A6 AG39  
 M\_DATA\_A7 AG40  
 M\_DATA\_A13 AG38  
 M\_DATA\_A8 AG39  
 M\_DATA\_A10 AL38  
 M\_DATA\_A11 AL37  
 M\_DATA\_A8 AL40  
 M\_DATA\_A12 AL39  
 M\_DATA\_A14 AL38  
 M\_DATA\_A15 AL40  
 M\_DATA\_A16 AN38  
 M\_DATA\_A18 AR38  
 M\_DATA\_A19 AR37  
 M\_DATA\_A20 AN39  
 M\_DATA\_A17 AN37  
 M\_DATA\_A22 AR38  
 M\_DATA\_A23 AR40  
 M\_DATA\_A24 AR38  
 M\_DATA\_A27 AV35  
 M\_DATA\_A31 AW35  
 M\_DATA\_A25 AW37  
 M\_DATA\_A32 AY38  
 M\_DATA\_A34 AV36  
 M\_DATA\_A35 AU36  
 M\_DATA\_A33 AU38  
 M\_DATA\_A37 AV38  
 M\_DATA\_A39 AW36  
 M\_DATA\_A38 AV36  
 M\_DATA\_A44 AY4  
 M\_DATA\_A40 AV4  
 M\_DATA\_A47 AT1  
 M\_DATA\_A43 AT2  
 M\_DATA\_A45 AW4  
 M\_DATA\_A42 AT3  
 M\_DATA\_A49 AP2  
 M\_DATA\_A54 AM4  
 M\_DATA\_A53 AP3  
 M\_DATA\_A50 AM3  
 M\_DATA\_A52 AP4  
 M\_DATA\_A51 AM2  
 M\_DATA\_A48 AP1  
 M\_DATA\_A55 AM1  
 M\_DATA\_A61 AK3  
 M\_DATA\_A63 AH1  
 M\_DATA\_A60 AK4  
 M\_DATA\_A59 AH2  
 M\_DATA\_A62 AH4  
 M\_DATA\_A57 AK2  
 M\_DATA\_A58 AH3  
 M\_DATA\_A56 AK1

M\_DATA\_A\_CB5 AU33  
 M\_DATA\_A\_CB4 AT33  
 M\_DATA\_A\_CB0 AW33  
 M\_DATA\_A\_CB3 AV31  
 M\_DATA\_A\_CB2 AU31  
 M\_DATA\_A\_CB1 AV33  
 M\_DATA\_A\_CB6 AW31  
 M\_DATA\_A\_CB7 AY31

CPU1A

SKT\_H4

LGA1151

DDR0\_DQ[0] AW18 M\_CLK\_A\_P0  
 DDR0\_CK[0] AW18 M\_CLK\_A\_N0  
 DDR0\_CK[1] AW17 M\_CLK\_A\_P1  
 DDR0\_CK[1] AW17 M\_CLK\_A\_N1  
 DDR0\_CK[1] AW16  
 DDR0\_CK[2] AW16  
 DDR0\_CK[2] AW16  
 DDR0\_CK[3] AW16  
 DDR0\_CK[3] AW16  
 DDR0\_CK[3] AW16  
 DDR0\_CKE[0] AY24 M\_CKE\_A0  
 DDR0\_CKE[1] AY24 M\_CKE\_A1  
 DDR0\_CKE[1] AY25  
 DDR0\_CKE[3] AW12 M\_CS\_A\_L0  
 DDR0\_CKE[3] AU11 M\_CS\_A\_L1  
 DDR0\_CKE[3] AV13  
 DDR0\_CKE[3] AV10  
 DDR0\_CKE[3] AW11 M\_ODT\_A0  
 DDR0\_CKE[3] AU14 M\_ODT\_A1  
 DDR0\_CKE[3] AU12  
 DDR0\_CKE[3] AY10  
 DDR0\_CKE[3] AY13 M\_BA\_A0  
 DDR0\_CKE[3] AY18 M\_BA\_A1  
 DDR0\_CKE[3] AW23 M\_BG\_A0  
 DDR0\_CKE[3] AW13 M\_MA\_A16  
 DDR0\_CKE[3] AV14 M\_MA\_A17  
 DDR0\_CKE[3] AY11 M\_MA\_A15  
 DDR0\_CKE[3] AU15 M\_MA\_A0  
 DDR0\_CKE[3] AU18 M\_MA\_A1  
 DDR0\_CKE[3] AU17 M\_MA\_A2  
 DDR0\_CKE[3] AU19 M\_MA\_A3  
 DDR0\_CKE[3] AT19 M\_MA\_A4  
 DDR0\_CKE[3] AU20 M\_MA\_A5  
 DDR0\_CKE[3] AV20 M\_MA\_A6  
 DDR0\_CKE[3] AU21 M\_MA\_A7  
 DDR0\_CKE[3] AT20 M\_MA\_A8  
 DDR0\_CKE[3] AT22 M\_MA\_A9  
 DDR0\_CKE[3] AY14 M\_MA\_A10  
 DDR0\_CKE[3] AU22 M\_MA\_A11  
 DDR0\_CKE[3] AV22 M\_MA\_A12  
 DDR0\_CKE[3] AV12 M\_MA\_A13  
 DDR0\_CKE[3] AV23 M\_BG\_A1  
 DDR0\_CKE[3] AU24 M\_ACT\_A\_L  
 DDR0\_CKE[3] AY15 M\_PARITY\_A  
 DDR0\_CKE[3] AT23 M\_ALERT\_A\_L  
 DDR0\_DQS[0] AF39 M\_DQS\_A\_N0  
 DDR0\_DQS[1] AK39 M\_DQS\_A\_N1  
 DDR0\_DQS[1] AP39 M\_DQS\_A\_N2  
 DDR0\_DQS[1] AU36 M\_DQS\_A\_N3  
 DDR0\_DQS[1] AW7 M\_DQS\_A\_N4  
 DDR0\_DQS[1] AU3 M\_DQS\_A\_N5  
 DDR0\_DQS[1] AN3 M\_DQS\_A\_N6  
 DDR0\_DQS[1] AU3 M\_DQS\_A\_N7  
 DDR0\_DQS[1] DDR0\_DQS[5]  
 DDR0\_DQS[1] AF38 M\_DQS\_A\_P0  
 DDR0\_DQS[1] AK38 M\_DQS\_A\_P1  
 DDR0\_DQS[1] AP38 M\_DQS\_A\_P2  
 DDR0\_DQS[1] AV36 M\_DQS\_A\_P3  
 DDR0\_DQS[1] AV7 M\_DQS\_A\_P4  
 DDR0\_DQS[1] AU2 M\_DQS\_A\_P5  
 DDR0\_DQS[1] AN2 M\_DQS\_A\_P6  
 DDR0\_DQS[1] AU2 M\_DQS\_A\_P7  
 DDR0\_DQS[1] AV32  
 DDR0\_DQS[1] AU32  
 DDR0\_DQS[1] M\_DQS\_A\_P8  
 DDR0\_DQS[1] M\_DQS\_A\_N8

DDR CHANNEL A

SKT\_H4\_LGA REV = 1.2

1 OF 10

CPU1B


SKT\_H4

LGA1151

M\_DATA\_B4 AD34  
 M\_DATA\_B5 AD35  
 M\_DATA\_B7 AG35  
 M\_DATA\_B3 AH35  
 M\_DATA\_B1 AE35  
 M\_DATA\_B0 AG34  
 M\_DATA\_B2 AH34  
 M\_DATA\_B13 AK35  
 M\_DATA\_B8 AL35  
 M\_DATA\_B14 AK32  
 M\_DATA\_B15 AL32  
 M\_DATA\_B12 AK34  
 M\_DATA\_B8 AL34  
 M\_DATA\_B10 AK31  
 M\_DATA\_B11 AL31  
 M\_DATA\_B16 AP35  
 M\_DATA\_B20 AN35  
 M\_DATA\_B22 AN32  
 M\_DATA\_B23 AP32  
 M\_DATA\_B17 AN34  
 M\_DATA\_B21 AP34  
 M\_DATA\_B18 AN31  
 M\_DATA\_B19 AP31  
 M\_DATA\_B28 AL29  
 M\_DATA\_B24 AM29  
 M\_DATA\_B30 AP29  
 M\_DATA\_B26 AR29  
 M\_DATA\_B25 AM28  
 M\_DATA\_B29 AL28  
 M\_DATA\_B27 AR28  
 M\_DATA\_B31 AP28  
 M\_DATA\_B32 AL28  
 M\_DATA\_B33 AP12  
 M\_DATA\_B38 AM13  
 M\_DATA\_B34 AL13  
 M\_DATA\_B36 AR13  
 M\_DATA\_B37 AP13  
 M\_DATA\_B39 AM12  
 M\_DATA\_B35 AL12  
 M\_DATA\_B44 AP10  
 M\_DATA\_B45 AR10  
 M\_DATA\_B46 AR7  
 M\_DATA\_B42 AP7  
 M\_DATA\_B41 AR9  
 M\_DATA\_B40 AP9  
 M\_DATA\_B47 AR6  
 M\_DATA\_B43 AP6  
 M\_DATA\_B52 AM10  
 M\_DATA\_B53 AL10  
 M\_DATA\_B55 AM7  
 M\_DATA\_B51 AL7  
 M\_DATA\_B58 AM9  
 M\_DATA\_B49 AL9  
 M\_DATA\_B54 AM6  
 M\_DATA\_B50 AL6  
 M\_DATA\_B61 AJ6  
 M\_DATA\_B56 AJ7  
 M\_DATA\_B63 AE6  
 M\_DATA\_B59 AF7  
 M\_DATA\_B60 AH7  
 M\_DATA\_B57 AH6  
 M\_DATA\_B59 AE7  
 M\_DATA\_B62 AF6  
 M\_DATA\_B\_C2 AR25  
 M\_DATA\_B\_C6 AR26  
 M\_DATA\_B\_C8 AM26  
 M\_DATA\_B\_C1 AM25  
 M\_DATA\_B\_C3 AP26  
 M\_DATA\_B\_C7 AR25  
 M\_DATA\_B\_C4 AL26



DDR1\_DQ[0]DDR0\_DQ[16]  
 DDR1\_DQ[1]DDR0\_DQ[17]  
 DDR1\_DQ[2]DDR0\_DQ[18]  
 DDR1\_DQ[3]DDR0\_DQ[19]  
 DDR1\_DQ[4]DDR0\_DQ[20]  
 DDR1\_DQ[5]DDR0\_DQ[21]  
 DDR1\_DQ[6]DDR0\_DQ[22]  
 DDR1\_DQ[7]DDR0\_DQ[23]  
 DDR1\_DQ[8]DDR0\_DQ[24]  
 DDR1\_DQ[9]DDR0\_DQ[25]  
 DDR1\_DQ[10]DDR0\_DQ[26]  
 DDR1\_DQ[11]DDR0\_DQ[27]  
 DDR1\_DQ[12]DDR0\_DQ[28]  
 DDR1\_DQ[13]DDR0\_DQ[29]  
 DDR1\_DQ[14]DDR0\_DQ[30]  
 DDR1\_DQ[15]DDR0\_DQ[31]  
 DDR1\_DQ[16]DDR0\_DQ[32]  
 DDR1\_DQ[17]DDR0\_DQ[33]  
 DDR1\_DQ[18]DDR0\_DQ[34]  
 DDR1\_DQ[19]DDR0\_DQ[35]  
 DDR1\_DQ[20]DDR0\_DQ[36]  
 DDR1\_DQ[21]DDR0\_DQ[37]  
 DDR1\_DQ[22]DDR0\_DQ[38]  
 DDR1\_DQ[23]DDR0\_DQ[39]  
 DDR1\_DQ[24]DDR0\_DQ[40]  
 DDR1\_DQ[25]DDR0\_DQ[41]  
 DDR1\_DQ[26]DDR0\_DQ[42]  
 DDR1\_DQ[27]DDR0\_DQ[43]  
 DDR1\_DQ[28]DDR0\_DQ[44]  
 DDR1\_DQ[29]DDR0\_DQ[45]  
 DDR1\_DQ[30]DDR0\_DQ[46]  
 DDR1\_DQ[31]DDR0\_DQ[47]  
 DDR1\_DQ[32]DDR0\_DQ[48]  
 DDR1\_DQ[33]DDR0\_DQ[49]  
 DDR1\_DQ[34]DDR0\_DQ[50]  
 DDR1\_DQ[35]DDR0\_DQ[51]  
 DDR1\_DQ[36]DDR0\_DQ[52]  
 DDR1\_DQ[37]DDR0\_DQ[53]  
 DDR1\_DQ[38]DDR0\_DQ[54]  
 DDR1\_DQ[39]DDR0\_DQ[55]  
 DDR1\_DQ[40]DDR0\_DQ[56]  
 DDR1\_DQ[41]DDR0\_DQ[57]  
 DDR1\_DQ[42]DDR0\_DQ[58]  
 DDR1\_DQ[43]DDR0\_DQ[59]  
 DDR1\_DQ[44]DDR0\_DQ[60]  
 DDR1\_DQ[45]DDR0\_DQ[61]  
 DDR1\_DQ[46]DDR0\_DQ[62]  
 DDR1\_DQ[47]DDR0\_DQ[63]  
 DDR1\_DQ[48]DDR0\_DQ[64]  
 DDR1\_DQ[49]DDR0\_DQ[65]  
 DDR1\_DQ[50]DDR0\_DQ[66]  
 DDR1\_DQ[51]DDR0\_DQ[67]  
 DDR1\_DQ[52]DDR0\_DQ[68]  
 DDR1\_DQ[53]DDR0\_DQ[69]  
 DDR1\_DQ[54]DDR0\_DQ[70]  
 DDR1\_DQ[55]DDR0\_DQ[71]  
 DDR1\_DQ[56]DDR0\_DQ[72]  
 DDR1\_DQ[57]DDR0\_DQ[73]  
 DDR1\_DQ[58]DDR0\_DQ[74]  
 DDR1\_DQ[59]DDR0\_DQ[75]  
 DDR1\_DQ[60]DDR0\_DQ[76]  
 DDR1\_DQ[61]DDR0\_DQ[77]  
 DDR1\_DQ[62]DDR0\_DQ[78]  
 DDR1\_DQ[63]DDR0\_DQ[79]  
 DDR1\_DQ[64]DDR0\_DQ[80]  
 DDR1\_DQ[65]DDR0\_DQ[81]  
 DDR1\_DQ[66]DDR0\_DQ[82]  
 DDR1\_DQ[67]DDR0\_DQ[83]  
 DDR1\_DQ[68]DDR0\_DQ[84]  
 DDR1\_DQ[69]DDR0\_DQ[85]  
 DDR1\_DQ[70]DDR0\_DQ[86]  
 DDR1\_DQ[71]DDR0\_DQ[87]  
 DDR1\_DQ[72]DDR0\_DQ[88]  
 DDR1\_DQ[73]DDR0\_DQ[89]  
 DDR1\_DQ[74]DDR0\_DQ[90]  
 DDR1\_DQ[75]DDR0\_DQ[91]  
 DDR1\_DQ[76]DDR0\_DQ[92]  
 DDR1\_DQ[77]DDR0\_DQ[93]  
 DDR1\_DQ[78]DDR0\_DQ[94]  
 DDR1\_DQ[79]DDR0\_DQ[95]  
 DDR1\_DQ[80]DDR0\_DQ[96]  
 DDR1\_DQ[81]DDR0\_DQ[97]  
 DDR1\_DQ[82]DDR0\_DQ[98]  
 DDR1\_DQ[83]DDR0\_DQ[99]  
 DDR1\_DQ[84]DDR0\_DQ[100]  
 DDR1\_DQ[85]DDR0\_DQ[101]  
 DDR1\_DQ[86]DDR0\_DQ[102]  
 DDR1\_DQ[87]DDR0\_DQ[103]  
 DDR1\_DQ[88]DDR0\_DQ[104]  
 DDR1\_DQ[89]DDR0\_DQ[105]  
 DDR1\_DQ[90]DDR0\_DQ[106]  
 DDR1\_DQ[91]DDR0\_DQ[107]  
 DDR1\_DQ[92]DDR0\_DQ[108]  
 DDR1\_DQ[93]DDR0\_DQ[109]  
 DDR1\_DQ[94]DDR0\_DQ[110]  
 DDR1\_DQ[95]DDR0\_DQ[111]  
 DDR1\_DQ[96]DDR0\_DQ[112]  
 DDR1\_DQ[97]DDR0\_DQ[113]  
 DDR1\_DQ[98]DDR0\_DQ[114]  
 DDR1\_DQ[99]DDR0\_DQ[115]  
 DDR1\_DQ[100]DDR0\_DQ[116]  
 DDR1\_DQ[101]DDR0\_DQ[117]  
 DDR1\_DQ[102]DDR0\_DQ[118]  
 DDR1\_DQ[103]DDR0\_DQ[119]  
 DDR1\_DQ[104]DDR0\_DQ[120]  
 DDR1\_DQ[105]DDR0\_DQ[121]  
 DDR1\_DQ[106]DDR0\_DQ[122]  
 DDR1\_DQ[107]DDR0\_DQ[123]  
 DDR1\_DQ[108]DDR0\_DQ[124]  
 DDR1\_DQ[109]DDR0\_DQ[125]  
 DDR1\_DQ[110]DDR0\_DQ[126]  
 DDR1\_DQ[111]DDR0\_DQ[127]  
 DDR1\_DQ[112]DDR0\_DQ[128]  
 DDR1\_DQ[113]DDR0\_DQ[129]  
 DDR1\_DQ[114]DDR0\_DQ[130]  
 DDR1\_DQ[115]DDR0\_DQ[131]  
 DDR1\_DQ[116]DDR0\_DQ[132]  
 DDR1\_DQ[117]DDR0\_DQ[133]  
 DDR1\_DQ[118]DDR0\_DQ[134]  
 DDR1\_DQ[119]DDR0\_DQ[135]  
 DDR1\_DQ[120]DDR0\_DQ[136]  
 DDR1\_DQ[121]DDR0\_DQ[137]  
 DDR1\_DQ[122]DDR0\_DQ[138]  
 DDR1\_DQ[123]DDR0\_DQ[139]  
 DDR1\_DQ[124]DDR0\_DQ[140]  
 DDR1\_DQ[125]DDR0\_DQ[141]  
 DDR1\_DQ[126]DDR0\_DQ[142]  
 DDR1\_DQ[127]DDR0\_DQ[143]  
 DDR1\_DQ[128]DDR0\_DQ[144]  
 DDR1\_DQ[129]DDR0\_DQ[145]  
 DDR1\_DQ[130]DDR0\_DQ[146]  
 DDR1\_DQ[131]DDR0\_DQ[147]  
 DDR1\_DQ[132]DDR0\_DQ[148]  
 DDR1\_DQ[133]DDR0\_DQ[149]  
 DDR1\_DQ[134]DDR0\_DQ[150]  
 DDR1\_DQ[135]DDR0\_DQ[151]  
 DDR1\_DQ[136]DDR0\_DQ[152]  
 DDR1\_DQ[137]DDR0\_DQ[153]  
 DDR1\_DQ[138]DDR0\_DQ[154]  
 DDR1\_DQ[139]DDR0\_DQ[155]  
 DDR1\_DQ[140]DDR0\_DQ[156]  
 DDR1\_DQ[141]DDR0\_DQ[157]  
 DDR1\_DQ[142]DDR0\_DQ[158]  
 DDR1\_DQ[143]DDR0\_DQ[159]  
 DDR1\_DQ[144]DDR0\_DQ[160]  
 DDR1\_DQ[145]DDR0\_DQ[161]  
 DDR1\_DQ[146]DDR0\_DQ[162]  
 DDR1\_DQ[147]DDR0\_DQ[163]  
 DDR1\_DQ[148]DDR0\_DQ[164]  
 DDR1\_DQ[149]DDR0\_DQ[165]  
 DDR1\_DQ[150]DDR0\_DQ[166]  
 DDR1\_DQ[151]DDR0\_DQ[167]  
 DDR1\_DQ[152]DDR0\_DQ[168]  
 DDR1\_DQ[153]DDR0\_DQ[169]  
 DDR1\_DQ[154]DDR0\_DQ[170]  
 DDR1\_DQ[155]DDR0\_DQ[171]  
 DDR1\_DQ[156]DDR0\_DQ[172]  
 DDR1\_DQ[157]DDR0\_DQ[173]  
 DDR1\_DQ[158]DDR0\_DQ[174]  
 DDR1\_DQ[159]DDR0\_DQ[175]  
 DDR1\_DQ[160]DDR0\_DQ[176]  
 DDR1\_DQ[161]DDR0\_DQ[177]  
 DDR1\_DQ[162]DDR0\_DQ[178]  
 DDR1\_DQ[163]DDR0\_DQ[179]  
 DDR1\_DQ[164]DDR0\_DQ[180]  
 DDR1\_DQ[165]DDR0\_DQ[181]  
 DDR1\_DQ[166]DDR0\_DQ[182]  
 DDR1\_DQ[167]DDR0\_DQ[183]  
 DDR1\_DQ[168]DDR0\_DQ[184]  
 DDR1\_DQ[169]DDR0\_DQ[185]  
 DDR1\_DQ[170]DDR0\_DQ[186]  
 DDR1\_DQ[171]DDR0\_DQ[187]  
 DDR1\_DQ[172]DDR0\_DQ[188]  
 DDR1\_DQ[173]DDR0\_DQ[189]  
 DDR1\_DQ[174]DDR0\_DQ[190]  
 DDR1\_DQ[175]DDR0\_DQ[191]  
 DDR1\_DQ[176]DDR0\_DQ[192]  
 DDR1\_DQ[177]DDR0\_DQ[193]  
 DDR1\_DQ[178]DDR0\_DQ[194]  
 DDR1\_DQ[179]DDR0\_DQ[195]  
 DDR1\_DQ[180]DDR0\_DQ[196]  
 DDR1\_DQ[181]DDR0\_DQ[197]  
 DDR1\_DQ[182]DDR0\_DQ[198]  
 DDR1\_DQ[183]DDR0\_DQ[199]  
 DDR1\_DQ[184]DDR0\_DQ[200]  
 DDR1\_DQ[185]DDR0\_DQ[201]  
 DDR1\_DQ[186]DDR0\_DQ[202]  
 DDR1\_DQ[187]DDR0\_DQ[203]  
 DDR1\_DQ[188]DDR0\_DQ[204]  
 DDR1\_DQ[189]DDR0\_DQ[205]  
 DDR1\_DQ[190]DDR0\_DQ[206]  
 DDR1\_DQ[191]DDR0\_DQ[207]  
 DDR1\_DQ[192]DDR0\_DQ[208]  
 DDR1\_DQ[193]DDR0\_DQ[209]  
 DDR1\_DQ[194]DDR0\_DQ[210]  
 DDR1\_DQ[195]DDR0\_DQ[211]  
 DDR1\_DQ[196]DDR0\_DQ[212]  
 DDR1\_DQ[197]DDR0\_DQ[213]  
 DDR1\_DQ[198]DDR0\_DQ[214]  
 DDR1\_DQ[199]DDR0\_DQ[215]  
 DDR1\_DQ[200]DDR0\_DQ[216]  
 DDR1\_DQ[201]DDR0\_DQ[217]  
 DDR1\_DQ[202]DDR0\_DQ[218]  
 DDR1\_DQ[203]DDR0\_DQ[219]  
 DDR1\_DQ[204]DDR0\_DQ[220]  
 DDR1\_DQ[205]DDR0\_DQ[221]  
 DDR1\_DQ[206]DDR0\_DQ[222]  
 DDR1\_DQ[207]DDR0\_DQ[223]  
 DDR1\_DQ[208]DDR0\_DQ[224]  
 DDR1\_DQ[209]DDR0\_DQ[225]  
 DDR1\_DQ[210]DDR0\_DQ[226]  
 DDR1\_DQ[211]DDR0\_DQ[227]  
 DDR1\_DQ[212]DDR0\_DQ[228]  
 DDR1\_DQ[213]DDR0\_DQ[229]  
 DDR1\_DQ[214]DDR0\_DQ[230]  
 DDR1\_DQ[215]DDR0\_DQ[231]  
 DDR1\_DQ[216]DDR0\_DQ[232]  
 DDR1\_DQ[217]DDR0\_DQ[233]  
 DDR1\_DQ[218]DDR0\_DQ[234]  
 DDR1\_DQ[219]DDR0\_DQ[235]  
 DDR1\_DQ[220]DDR0\_DQ[236]  
 DDR1\_DQ[221]DDR0\_DQ[237]  
 DDR1\_DQ[222]DDR0\_DQ[238]  
 DDR1\_DQ[223]DDR0\_DQ[239]  
 DDR1\_DQ[224]DDR0\_DQ[240]  
 DDR1\_DQ[225]DDR0\_DQ[241]  
 DDR1\_DQ[226]DDR0\_DQ[242]  
 DDR1\_DQ[227]DDR0\_DQ[243]  
 DDR1\_DQ[228]DDR0\_DQ[244]  
 DDR1\_DQ[229]DDR0\_DQ[245]  
 DDR1\_DQ[230]DDR0\_DQ[246]  
 DDR1\_DQ[231]DDR0\_DQ[247]  
 DDR1\_DQ[232]DDR0\_DQ[248]  
 DDR1\_DQ[233]DDR0\_DQ[249]  
 DDR1\_DQ[234]DDR0\_DQ[250]  
 DDR1\_DQ[235]DDR0\_DQ[251]  
 DDR1\_DQ[236]DDR0\_DQ[252]  
 DDR1\_DQ[237]DDR0\_DQ[253]  
 DDR1\_DQ[238]DDR0\_DQ[254]  
 DDR1\_DQ[239]DDR0\_DQ[255]  
 DDR1\_DQ[240]DDR0\_DQ[256]  
 DDR1\_DQ[241]DDR0\_DQ[257]  
 DDR1\_DQ[242]DDR0\_DQ[258]  
 DDR1\_DQ[243]DDR0\_DQ[259]  
 DDR1\_DQ[244]DDR0\_DQ[260]  
 DDR1\_DQ[245]DDR0\_DQ[261]  
 DDR1\_DQ[246]DDR0\_DQ[262]  
 DDR1\_DQ[247]DDR0\_DQ[263]  
 DDR1\_DQ[248]DDR0\_DQ[264]  
 DDR1\_DQ[249]DDR0\_DQ[265]  
 DDR1\_DQ[250]DDR0\_DQ[266]  
 DDR1\_DQ[251]DDR0\_DQ[267]  
 DDR1\_DQ[252]DDR0\_DQ[268]  
 DDR1\_DQ[253]DDR0\_DQ[269]  
 DDR1\_DQ[254]DDR0\_DQ[270]  
 DDR1\_DQ[255]DDR0\_DQ[271]  
 DDR1\_DQ[256]DDR0\_DQ[272]  
 DDR1\_DQ[257]DDR0\_DQ[273]  
 DDR1\_DQ[258]DDR0\_DQ[274]  
 DDR1\_DQ[259]DDR0\_DQ[275]  
 DDR1\_DQ[260]DDR0\_DQ[276]  
 DDR1\_DQ[261]DDR0\_DQ[277]  
 DDR1\_DQ[262]DDR0\_DQ[278]  
 DDR1\_DQ[263]DDR0\_DQ[279]  
 DDR1\_DQ[264]DDR0\_DQ[280]  
 DDR1\_DQ[265]DDR0\_DQ[281]  
 DDR1\_DQ[266]DDR0\_DQ[282]  
 DDR1\_DQ[267]DDR0\_DQ[283]  
 DDR1\_DQ[268]DDR0\_DQ[284]  
 DDR1\_DQ[269]DDR0\_DQ[285]  
 DDR1\_DQ[270]DDR0\_DQ[286]  
 DDR1\_DQ[271]DDR0\_DQ[287]  
 DDR1\_DQ[272]DDR0\_DQ[288]  
 DDR1\_DQ[273]DDR0\_DQ[289]  
 DDR1\_DQ[274]DDR0\_DQ[290]  
 DDR1\_DQ[275]DDR0\_DQ[291]  
 DDR1\_DQ[276]DDR0\_DQ[292]  
 DDR1\_DQ[277]DDR0\_DQ[293]  
 DDR1\_DQ[278]DDR0\_DQ[294]  
 DDR1\_DQ[279]DDR0\_DQ[295]  
 DDR1\_DQ[280]DDR0\_DQ[296]  
 DDR1\_DQ[281]DDR0\_DQ[297]  
 DDR1\_DQ[282]DDR0\_DQ[298]  
 DDR1\_DQ[283]DDR0\_DQ[299]  
 DDR1\_DQ[284]DDR0\_DQ[300]  
 DDR1\_DQ[285]DDR0\_DQ[301]  
 DDR1\_DQ[286]DDR0\_DQ[302]  
 DDR1\_DQ[287]DDR0\_DQ[303]  
 DDR1\_DQ[288]DDR0\_DQ[304]  
 DDR1\_DQ[289]DDR0\_DQ[305]  
 DDR1\_DQ[290]DDR0\_DQ[306]  
 DDR1\_DQ[291]DDR0\_DQ[307]  
 DDR1\_DQ[292]DDR0\_DQ[308]  
 DDR1\_DQ[293]DDR0\_DQ[309]  
 DDR1\_DQ[294]DDR0\_DQ[310]  
 DDR1\_DQ[295]DDR0\_DQ[311]  
 DDR1\_DQ[296]DDR0\_DQ[312]  
 DDR1\_DQ[297]DDR0\_DQ[313]  
 DDR1\_DQ[298]DDR0\_DQ[314]  
 DDR1\_DQ[299]DDR0\_DQ[315]  
 DDR1\_DQ[300]DDR0\_DQ[316]  
 DDR1\_DQ[301]DDR0\_DQ[317]  
 DDR1\_DQ[302]DDR0\_DQ[318]  
 DDR1\_DQ[303]DDR0\_DQ[319]  
 DDR1\_DQ[304]DDR0\_DQ[320]  
 DDR1\_DQ[305]DDR0\_DQ[321]  
 DDR1\_DQ[306]DDR0\_DQ[322]  
 DDR1\_DQ[307]DDR0\_DQ[323]  
 DDR1\_DQ[308]DDR0\_DQ[324]  
 DDR1\_DQ[309]DDR0\_DQ[325]  
 DDR1\_DQ[310]DDR0\_DQ[326]  
 DDR1\_DQ[311]DDR0\_DQ[327]  
 DDR1\_DQ[312]DDR0\_DQ[328]  
 DDR1\_DQ[313]DDR0\_DQ[329]  
 DDR1\_DQ[314]DDR0\_DQ[330]  
 DDR1\_DQ[315]DDR0\_DQ[331]  
 DDR1\_DQ[316]DDR0\_DQ[332]  
 DDR1\_DQ[317]DDR0\_DQ[333]  
 DDR1\_DQ[318]DDR0\_DQ[334]  
 DDR1\_DQ[319]DDR0\_DQ[335]  
 DDR1\_DQ[320]DDR0\_DQ[336]  
 DDR1\_DQ[321]DDR0\_DQ[337]  
 DDR1\_DQ[322]DDR0\_DQ[338]  
 DDR1\_DQ[323]DDR0\_DQ[339]  
 DDR1\_DQ[324]DDR0\_DQ[340]  
 DDR1\_DQ[325]DDR0\_DQ[341]  
 DDR1\_DQ[326]DDR0\_DQ[342]  
 DDR1\_DQ[327]DDR0\_DQ[343]  
 DDR1\_DQ[328]DDR0\_DQ[344]  
 DDR1\_DQ[329]DDR0\_DQ[345]  
 DDR1\_DQ[330]DDR0\_DQ[346]  
 DDR1\_DQ[331]DDR0\_DQ[347]  
 DDR1\_DQ[332]DDR0\_DQ[348]  
 DDR1\_DQ[333]DDR0\_DQ[349]  
 DDR1\_DQ[334]DDR0\_DQ[350]  
 DDR1\_DQ[335]DDR0\_DQ[351]  
 DDR1\_DQ[336]DDR0\_DQ[352]  
 DDR1\_DQ[337]DDR0\_DQ[353]  
 DDR1\_DQ[338]DDR0\_DQ[354]  
 DDR1\_DQ[339]DDR0\_DQ[355]  
 DDR1\_DQ[340]DDR0\_DQ[356]  
 DDR1\_DQ[341]DDR0\_DQ[357]  
 DDR1\_DQ[342]DDR0\_DQ[358]  
 DDR1\_DQ[343]DDR0\_DQ[359]  
 DDR1\_DQ[344]DDR0\_DQ[360]  
 DDR1\_DQ[345]DDR0\_DQ[361]  
 DDR1\_DQ[346]DDR0\_DQ[362]  
 DDR1\_DQ[347]DDR0\_DQ[363]  
 DDR1\_DQ[348]DDR0\_DQ[364]  
 DDR1\_DQ[349]DDR0\_DQ[365]  
 DDR1\_DQ[350]DDR0\_DQ[366]  
 DDR1\_DQ[351]DDR0\_DQ[367]  
 DDR1\_DQ[352]DDR0\_DQ[368]  
 DDR1\_DQ[353]DDR0\_DQ[369]  
 DDR1\_DQ[354]DDR0\_DQ[370]  
 DDR1\_DQ[355]DDR0\_DQ[371]  
 DDR1\_DQ[356]DDR0\_DQ[372]  
 DDR1\_DQ[357]DDR0\_DQ[373]  
 DDR1\_DQ[358]DDR0\_DQ[374]  
 DDR1\_DQ[359]DDR0\_DQ[375]  
 DDR1\_DQ[360]DDR0\_DQ[376]  
 DDR1\_DQ[361]DDR0\_DQ[377]  
 DDR1\_DQ[362]DDR0\_DQ[378]  
 DDR1\_DQ[363]DDR0\_DQ[379]  
 DDR1\_DQ[364]DDR0\_DQ[380]  
 DDR1\_DQ[365]DDR0\_DQ[381]  
 DDR1\_DQ[366]DDR0\_DQ[382]  
 DDR1\_DQ[367]DDR0\_DQ[383]  
 DDR1\_DQ[368]DDR0\_DQ[384]  
 DDR1\_DQ[369]DDR0\_DQ[385]  
 DDR1\_DQ[370]DDR0\_DQ[386]  
 DDR1\_DQ[371]DDR0\_DQ[387]  
 DDR1\_DQ[372]DDR0\_DQ[388]  
 DDR1\_DQ[373]DDR0\_DQ[389]  
 DDR1\_DQ[374]DDR0\_DQ[390]  
 DDR1\_DQ[375]DDR0\_DQ[391]  
 DDR1\_DQ[376]DDR0\_DQ[392]  
 DDR1\_DQ[377]DDR0\_DQ[393]  
 DDR1\_DQ[378]DDR0\_DQ[394]  
 DDR1\_DQ[379]DDR0\_DQ[395]  
 DDR1\_DQ[380]DDR0\_DQ[396]  
 DDR1\_DQ[381]DDR0\_DQ[397]  
 DDR1\_DQ[382]DDR0\_DQ[398]  
 DDR1\_DQ[383]DDR0\_DQ[399]  
 DDR1\_DQ[384]DDR0\_DQ[400]  
 DDR1\_DQ[385]DDR0\_DQ[4














DINM4 BK 00

SMDATA_DIMM	10
SMCLK_DIMM	10


DDR3L CH.B










## DIMM\_VREF\_CA



## DIMM\_VREF\_DQ












Port 2	DDI2_TXP0[0]	DDI2_LANE0_DP	HDMIx_TX2_DP
	DDI2_TXP0[1]	DDI2_LANE0_DN	HDMIx_TX2_DN
	DDI2_TXP1[0]	DDI2_LANE1_DP	HDMIx_TX1_DP
	DDI2_TXP1[1]	DDI2_LANE1_DN	HDMIx_TX1_DN
	DDI2_TXP2[0]	DDI2_LANE2_DP	HDMIx_TX0_DP
	DDI2_TXP2[1]	DDI2_LANE2_DN	HDMIx_TX0_DN
	DDI2_TXP3[0]	DDI2_LANE3_DP	HDMIx_CLK_DP
	DDI2_TXP3[1]	DDI2_LANE3_DN	HDMIx_CLK_DN





Port 2	0002_TXP0[0]	0002_LANE0_DP	HDMIx_TX2_DP
	0002_TXP0[1]	0002_LANE0_DN	HDMIx_TX2_DN
	0002_TXP1[0]	0002_LANE1_DP	HDMIx_TX3_DP
	0002_TXP1[1]	0002_LANE1_DN	HDMIx_TX3_DN
	0002_TXP2[0]	0002_LANE2_DP	HDMIx_TX0_DP
	0002_TXP2[1]	0002_LANE2_DN	HDMIx_TX0_DN
	0002_TXP3[0]	0002_LANE3_DP	HDMIx_CLK_DP
	0002_TXP3[1]	0002_LANE3_DN	HDMIx_CLK_DN

## DVI




## Power




IIC Protocol is used

**RTD2168 Slave Address:**  
0x64/0x65 and 0x68/0x69




LDO_EN(PIN21)	
0	1
VCCK_V12 from External 1.2V	VCCK_V12 from Embedded LDO



Note: When connected to non-EDID monitor,  
XO Pin Pull Down : Disable RTD2168 embedded EDID, CPU handle.  
XO Pin Pull High : Enable RTD2168 embedded EDID.

## Mode Configure Table(Power On Latch)



to set PIN22 pull low, PIN23 pull high for Rom mode.









2015/07/28 18:14







## VGA





If build in Internal DVI Con,  
that can use the circuit to protect reverse voltage together.













CLOCK BUFFER






GPIXX	Display Type
Low	onboard VGA
* High	default BIOS




follow PDG eDP Disabling need Pull down to ground via 100k ohm resistor




Mitch 3/26 change value of C469/C483 from 22p to 15p.







```
PCH heatsink (T/U phase)
P/N: 20-120-012520
      20-120-013505
      20-120-013678
```




# M.2 (NGFF)

30 PCIRST3\_L >> R354 1 2 33-04 M2\_RST\_L RC


16 SUSCLK

18 M2\_DIS\_L\_R >> R356 1 2 0-04



0:BT DEVICE DISABLE  
1:NO KILL


16,22,28,30 SMBCLK\_STBY >> R357 1 2 0-04 SMBCLK M2  
16,22,28,30 SMBDATA\_STBY >> R358 1 2 0-04 SMBDATA M2



S0	ATX_PWRGD	+V3P3_WLAN
S3/S4/S5	0	+VCC3 +3VSB

+V3P3\_WLAN

Mitch 6/1 change NGFF1 to M2.




Mitch 6/5 modified footprint by layout.

BOSS1  
BOSS\_M2\_H1.45


Key	Power Rail	Voltage Tolerance	Current Consumption Limit	
			Peak mA Max Avg @ 100 $\mu$ s	Normal mA Max Avg @ 1 s
E	3.3 V	$\pm 5\%$	2000	

Mitch 1/9 change footprint to MLCC.





# PCI-E X16 SLOT




\*\*PCI-E SPEC\*\*  
VCC3:3A  
12V:5.5A  
3VSB:0.375A



# PCI-E X1 SLOT1



# PCI-E X1 SLOT2





ECS ECS ECS



mitchhsieh

2015/07/28 18:14









## USB3.0 connector USB3.0 Header











uP7536 Enable use	RJ?	RJ?	S4/S5 USB_5V_DUAL	Customer
VDIMM	0ohm (1-2)	NA	0 Volt	Acer S4 w/o S5 w/ USB_5VDUAL
5VSB	0ohm (2-3)	NA	5 Volt	
* GPIO	NA	0 ohm	S4 : 0 Volt S5 : 5 Volt	







6,16,24,30,35,44 SLP\_S3\_L




## USB2.0 header



## USB2.0 connector



Lan + USB2.0













ECS ECS ECS


mitchhsieh

2015/07/28 18:14

 Elitegroup Computer Systems		
Title LAN I219LM		
Size Custom	Document Number H11H4-AD	Rev 1.0
Date Tuesday, July 14, 2015 Sheet 29 of 46		









```

15  GPP_G15      << GPP_G15
17,30 LPC_LAD[0..3] << LPC_LAD[0..3]
17  LPCPD_L      >> LPCPD_L
17,30 SERIRQ     >> SERIRQ
17,30 LPC_FRAME_L >> LPC_FRAME_L

```



Hi with on-board TPM  
Low W/O on-board TPM




TPM chip/header circuit

15,34 SPI\_MOSI >> SPI\_MOSI R691 2 1 0-04 SPI\_MOSI0  
15,34 SPI\_MISO >> SPI\_MISO R697 2 1 0-04 SPI\_MISO0


15 SPI\_CLK >> SPI\_CLK R661 2 1 0-04 SPI\_CLK0

15 SPI\_CS\_L0 >> SPI\_CS\_L0 R707 2 1 0-04 ROM\_CS\_L0  
Mitch 6/17 staffed.

SPI\_MOSI0 1 2  
SPI\_MISO0 C628 2 12P-04-O  
ROM\_CS\_L0 C634 2 12P-04-O  
C636 2 12P-04-O




+SPI\_3P3V  
SPI\_IO3\_0 R667 2 1 1K-04  
SPI\_IO2\_0 R687 2 1 0-04 SPI\_WP




A3 stuff BAT54C for debug and reserve 0 ohm  
A4 0 ohm change to SH

## SPI ROM



## BIOS WP




	Ra	Rb	Rc	Rd	Re
A3-A5	O	O	O	O	X
MP	X	X	X	X	O


Title SPI ROM		
Size B	Document Number H11H4-AD	Rev 1.0
Date: Tuesday, July 14, 2015	Sheet 33	of 46




BOOT SELECT STRAP  
IF SAMPLED HIGH, LPC IS SELECTED ELSE SPI  
PCH HAS INTERNAL WEAK PD



Top Swap Override  
The signal has a weak internal pull-down.  
0 = Disable "Top Swap" mode. (Default)  
1 = Enable "Top Swap" mode.




NO REBOOT IF SAMPLED HIGH  
PCH HAS INTERNAL WEAK PD




ESPI FLASH SHARING MODE  
PCH HAS INTERNAL WEAK PD  
0: MASTER ATTACHED FLASH SHARING  
1: SLAVE ATTACHED FLASH SHARING




DFX TEST MODE  
XTAL INPUT IS SINGLE ENDED IF SAMPLED LOW ELSE DIFFERENTIAL




ESPI/LPC SELECT STRAP  
IF SAMPLED HIGH, ESPI IS SELECTED ELSE LPC  
PCH HAS INTERNAL WEAK PD




BOOT HALT ENABLED IF LOW  
PCH HAS INTERNAL WEAK PU




JTAG ODT IS DISABLED IF LOW  
PCH HAS INTERNAL WEAK PU




CONSENT STRAP IS ENABLED IF LOW  
PCH HAS INTERNAL WEAK PU



PERSONALITY STRAP IS ENABLED IF LOW  
PCH HAS INTERNAL WEAK PU  
(P.S. Pull down for pre ES1/ES1 only)



TLS CONFIDENTIALITY ENABLED  
IF SAMPLED HIGH (DEFAULT)  
PCH HAS INTERNAL WEAK PD



EXI BOOT STALL BYPASS IS ENABLED IF SAMPLED HIGH  
PCH HAS INTERNAL WEAK PD

Title Strap Pin		
Size B	Document Number H11H4-AD	Rev 1.0
Date:	Tuesday, July 14, 2015	Sheet 34 of 46














ECS ECS ECS


mitchhsieh


2015/07/28 18:14





Elitegroup Computer Systems			
File	+VCC AND +VCC3		
Doc	Document Number	H11H4-AD	Rev 1.0
Customer			
Date	Tuesday, July 14, 2015	Sheet	37 of 46





Title			
DC/DC Vcore DRIVER IC			
Size	Document Number	Rev	
Custom	H11H4-AD	1.0	
Date:	Tuesday, July 14, 2015	Sheet	39 of 46

+V CORE\_GT:  
TDC/Imax : 37A/51A  
OCP : 71.4A

Close VR Side

Close PWM

Close PWM

+VSA : 1.05V  
Imax : 11.1A  
OCP : 18A



Close VR Side

VCCIO, VCCSA must ramp after VccST and VDDQ have completed their ramps





State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF






# V1P0A

$$I_{LOAD\_OC} = \frac{V_{CS\_OC}}{8 \times R_{DS(ON)}} + \frac{|RIPPLE|}{2}$$

$$= \frac{V_{CS\_OC}}{8 \times R_{DS(ON)}} + \frac{1}{2 \times L \times f} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$



ATX Single P/S		
5VSB	12V	-12V
+/-5%	+/-5%	+/-5%

ATX4P	
12V	+/-5%

Switching
ISL95855

Switching
APW8727L

Intel SkyLake CPU		
VCORE	SVID	79A(65W)
VCC_GT	SVID	51A
VCC_SA	0.95V	11.1A
VCCIO	0.95V	5.5A
VDIMM	1.2V	2.8A

Intel SKT-PCH (Q170/B150)		
VCCPRIM_1p0	1V	6.15A
VCCCLK1	1V	0.035A
VCCCLK2	1V	0.204A
VCCCLK3	1V	0.058A
VCCCLK4	1V	0.036A
VCCCLK5	1V	0.008A
VCCMPHY_1p0	1V	4.09A
VCCHDAPLL_1p0	1V	0.008A
VCCMPHYPLL_1p0	1V	0.025A
VCCPCIE3PLL_1p0	1V	0.037A
VCCUSB2PLL_1p0	1V	0.013A
VCCPGPPA	3.3V	0.088A
VCCPGPBCH	3.3V	0.273A
VCCPGPPD	3.3V	0.106A
VCCPGPPEF	3.3V	0.141A
VCCPGPPG	3.3V	0.132A
VCCSPI	3.3V	0.013A
VCCATS	3.3V	0.007A
VCCHDA	3.3V	0.075
VCCPRIM_3p3	3.3V	0.370
VCCDSW_3p3	3.3V	0.502A
VCCRTCPRIM_3p3	3.3V	0.001A
VCCRTC	3.0V	0.001A

DDR4 DIMM 1600MHz (2)		
VDIMM	1.2V	1.53A (TDC)
VDIMM_VTT	0.6V	0.6A
VPP	2.5V	1.12A

SATA power per	
12V	1.2A
5V	1.6A

Switching
APW8727L

LAN		
VDD3P3	3.3V	177mA
VDD10	1V	300mA

FAN		
CPU_FAN	+12V	1A
SYS_FAN	+12V	1A

VGA	
5V	0.5A
DVI	
5V	0.5A

SIO IT8733		
3VSB	3.3V	TBD
VCC3	3.3V	TBD
Battery 3.3V	3.3V	TBD

AUDIO ALC662-VD		
DVDD 3.3V	3.3V	11mA
AVDD	5V	42mA
Internal LDO		

Wireless LAN M.2 Slot per	
3.3V	2.5A(S0)
3.3Vaux	0.1A(S5)

X16 PCIE Slot per	
3.3V	3A(S0)
12V	5.5A(S0)
3.3Vaux	0.375A

X1 PCIE Slot per	
3.3V	3A(S0)
12V	0.5A(S0)
3.3Vaux	0.375A

each USB3.0	
5VDual	0.9A

each USB2.0	
5VDual	0.5A

PS/2	
5VDual	275mA

Title		
Power Delivery	Document Number	H11H4-AD
Size	Custom	Rev 1.0
Date:	Tuesday, July 14, 2015	Sheet 45 of 46




Figure 41-1. SKL S Flow Diagram for SYS\_PWROK/PCH\_PWROK Generation




Figure 41-2. SKL S Flow Diagram for RSMRST\_PWRGD# Generation

